

## **ENGINEERING SPECIFICATIONS**

Product Name: CL6 Series

Solid State Drives
GENERIC

Soliid State

Soliid State



 DOC NO
 :
 Rev.

 Issued Date
 : 2023/07/14
 V1.2

 Revised Date
 : 2024/03/01

Solid State Sit	brage Technology Corporation ( <b>KIOXIA</b> Group) Revised Date : 2024/03/01	
Version	History	Date
1.0	First Release	2023/07/14
1.1	Modify MTBF	2023/07/19
1.2	Add Models for Extended and Industrial Temperature Range	2024/03/01
	Add Models for Extended and Industrial Temperature Range  Contitude of	2024/03/01



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

## Copyright 2021 Solid State Storage Technology Corporation Disclaimer

The information in this document is subject to change without prior notice in order to improve reliability, design, and function and does not represent a commitment on the part of the manufacturer. In no event will the manufacturer be liable for direct, indirect, special, incidental, or consequential damages arising out of the use or inability to use the product or documentation, even if advised of the possibility of such damages.

This document contains proprietary information protected by copyright

All rights are reserved. No part of this datasheet may be reproduced by any mechanical, electronic, or other means in any form without prior written permission of *Solid State Storage Technology Corporation*.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### **Safety Precautions**

This section lists important precautions which users of our product(s) (and anyone else) should observe in order to avoid injury to human body and damage to property, and to ensure safe and correct use of our products. Please be sure that you understand the meanings of the labels and graphic symbols described below before you move on to the detailed descriptions of the precautions, and comply with the precautions stated.

### **Explanation of Labels**

<b>▲</b> DANGER	<b>▲WARNING</b>	<b>ACAUTION</b>	NOTICE
Indicates a hazardous	Indicates a hazardous	Indicates a potentially	Indicates practices that
situation which, if not	situation which, if not	hazardous situation	may cause property
avoided, will result in	avoided, could result in	which, if not avoided,	damage <sup>3</sup> and other
death or serious injury <sup>1</sup> .	death or serious injury <sup>1</sup> .	may result in minor or	problems, but not
		moderate injury <sup>2</sup> .	personal injury

<sup>&</sup>lt;sup>1</sup>Serious injury includes blindness, wounds, burns (low and high temperature), electric shock, fractures, and poisoning, etc. with long-lasting effects or that require hospitalization and/or long-term hospital visits for treatment.

### **Explanation of Graphic Symbols**

Prohibited	Instructions	
Indicates prohibited actions.	Indicates actions that must be undertaken for safety purposes.	

<sup>&</sup>lt;sup>2</sup>Minor or moderate injury includes wounds, burns, electric shock, etc. not requiring hospitalization and/or long-term hospital visits for treatment.

<sup>&</sup>lt;sup>3</sup>Property damage means damage to customer or third-party machines and equipment.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	1/4 0
Revised Date	: 2024/03/01	V1.2

### LIMITATION OF LIABILITY

Solid Corporation and its subsidiaries and affiliates are collectively referred to as "SSSTC".

- •SSSTC shall not be liable for any damage due to the fault or negligence of users, fire, earthquake, or other accident beyond the control of SSSTC.
- •SSSTC shall not be liable for any incidental or consequential damages including but not limited to change or loss of stored data, loss of profit, or interruption of business, which are caused by use or non-usability of the product.
- •SSSTC shall not be liable for any damage result from failure to comply with the contents in the product specification.
- •SSSTC shall not be liable for any damage based on use of the product in combination with connection devices, software, or other devices provided by SSSTC with the product.



DOC NO : Rev.

Issued Date : 2023/07/14

Revised Date : 2024/03/01

# **SAFETY**

	^ CALITION
	<b>▲CAUTION</b>
	Do not drop.
	Dropping the drive may cause injury or damage to the drive.
Prohibited	AC.
	Do not touch sharp edges or pins of the drive.
	Sharp edges and protrusions etc. may cause injury. Hold the drive by both sides when carrying it.
Prohibited	When carrying its
	Do not remove any labels from the drive or deface them in any way.
$\bigcirc$	Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy the drive, whether in whole or in part.
Prohibited	Failure to do so voids any warranty, expressed or implied, and may cause injury, failure, or data loss.
	Do not subject the drive to extreme shock such as dropping, upsetting, or crashing
	against other objects.
Prohibited	Extreme shock to the drive may cause damage to it, data corruption, etc.
	Do not stack the drive on another drive or on other parts etc. or stack another drive or
	other parts etc. on the drive during storage or transportation.
Prohibited	Shock, stress or weight may cause parts distortion etc.
	Avoid attachment of these materials.
	Attachment of conductive and/or dielectric materials such as metal powder, liquid, etc. to live
Prohibited	parts such as printed circuit board patterns or pins etc. may cause damage to the drive.
0	Do not subject the semiconductor parts on board to external extreme stress and/or pressure.
Prohibited	Semiconductor parts on board may be damaged by external extreme stress and/or pressure.
	High temperature.
$(\mathcal{Y})$	Do NOT touch the drive while it is hot to prevent skin burns upon contact.
Prohibited	Electronic components become hot during operation. Allow all components to cool down after disconnecting power before contact.



DOC NO : Rev.

Issued Date : 2023/07/14

Revised Date : 2024/03/01

ond otate otorage	nevised Date . 2024/03/01
	<b>▲</b> CAUTION
0	Follow the specifications for Chapter "POWER REQUIREMENTS", Chapter "ENVIRONMENTAL LIMITS", etc. when using.
Instructions	Failure to do so may cause damage to the drive.
0	Follow Section "Required power-off sequence" when you turn off power supply.  If the power to the drive is lost during drive operation, the data in the write cache will be los
Instructions	If the power to the arive is lost during arive operation, the data in the write cache will be los
0	To protect against accidental data loss, back up your data frequently on multiple types storage media.  There is a certain probability of the drive causing failure including data error or data loss.
Instructions	(Request) Please include this in the instruction manual etc. of the system in which this device is used and ensure that users are made thoroughly aware of it.
0	Take anti-static measures to avoid damage to the drive when handling.  The drive uses parts susceptible to damage due to ESD (electrostatic discharge).  Always ground yourself with such as ESD proof wrist strap connected to ground before
Instructions	handling.
0	Exchange the drive after the power of the drive turned off, except using the hot-pluggable drive and the system, which meets the requirements for hot plug.
Instructions	Inserting or pulling out the drive while power is supplied may cause damage to the drive.
Solid S	cate stol k



 DOC NO
 :
 Rev.

 Issued Date
 : 2023/07/14
 V1.2

 Revised Date
 : 2024/03/01

Table	of C	ontents
	1	Introduction9
	1.1	Overview:9
	1.2	Product Specification
	1.3	Functional Block Diagram
	1.4	Mechanical Drawing:
	1.5	Architecture
	1.6	Bootable Device:
	1.7	Bootable Device:
	2	Pin Locations and Signal Descriptions
	2.1	Pin Locations
	2.2	M.2 Socket Definition
	2.3	Socket 3 PCIe-based SSD Module Pinout
	3	PCI Express
	3.1	Interface
	3.2	Auxiliary Signals
	3.3	
	4	Admin Command Sets35
	4.1	Admin Command35
	4.2	Namespace Feature Set
	4.3	Security Feature Set
	5	NVMe Command Sets37
	5.1	NVMe Command
	5.2	Power Management Feature Set
5	5.3 F	lost Memory Buffer38
	6	References
	7	Terms and Acronyms40
	8	Document History 錯誤! 尚未定義書籤。



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V/4 0
Revised Date	: 2024/03/01	V1.2

### 1 Introduction

### 1.1 Overview:

The CL6 series Solid State Drive (SSD) delivers leading performance in an industry standard PCle M.2 form factor while simultaneously improving system responsiveness for applications over standard rotating drive media or hard disk drives. By combining leading NAND flash memory technology with our innovative high performance firmware, *Solid State Storage Technology Corporation* delivers a SSD for PCle hard disk drive drop-in replacement with enhanced performance, reliability, ruggedness and power savings. Since there are no rotating platters, moving heads, fragile actuators, or unnecessary delays due to spin-up time or positional seek time that can slow down the storage subsystem, significant I/O and throughput performance improvement is achieved as compared to rotating media or hard disk drives. This document describes the specifications of the CL6 series SSD in M.2 form factors.

The C6 series M.2 SSD primarily targets M.2 based laptop PCs, highly rugged client devices, as well as thin and light mini/sub-notebooks. Key attributes include high performance, low power, increased system responsiveness, high reliability, and enhanced ruggedness as compared to standard hard drives. The CL6 series M.2 SSD is available in the form factors and capacities listed in Table 1-1 that are electrically, mechanically, and software compatible with existing M.2 slots. Our flexible design allows interchangeability with existing hard drives based on the M.2 interface standard



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### 1.2 Product Specification

### 1.2.1. Form Factor & Capacity:

Table 1-1 Product number, Capacity and Form Factor

	Class	Model Name	Capacity	Form Factor
		CL6-3D256	256 GB	
		CL6-3D512	512 GB	M.2 Type 2230-S2-M
		CL6-3D1024	1024 GB	
		CL6-3D2048	2048 GB	M.2 Type 2230-S3-M
		CL6-4D256	256 GB	,,
		CL6-4D512	512 GB	M.2 Type 2242-S2-M
	Standard	CL6-4D1024	1024 GB	, , , , , , , , , , , , , , , , , , ,
		CL6-4D2048	2048 GB	M.2 Type 2242-S3-M
		CL6-8D256	256 GB	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
		CL6-8D512	512 GB	M.2 Type 2280-S2-M
		CL6-8D1024	1024 GB	= 1,7,5
		CL6-8D2048	2048 GB	M.2 Type 2280-S3-M
		CL6-3U256	256 GB	1, pe 2200 33 141
		CL6-3U512	512 GB	M.2 Type 2230-S2-M
		CL6-3U1024	1024 GB	
		CL6-3U2048	2048 GB	M.2 Type 2230-S3-M
		CL6-4U256	256 GB	XO
		CL6-4U512	512 GB	M.2 Type 2242-S2-M
	Extended	CL6-4U1024	1024 GB	
		CL6-4U2048	2048 GB	M.2 Type 2242-S3-M
		CL6-8U256	256 GB	
		CL6-8U512	512 GB	M.2 Type 2280-S2-M
		CL6-8U1024	1024 GB	
		CL6-8U2048	2048 GB	M.2 Type 2280-S3-M
		CL6-3V256	256 GB	
		CL6-3V512	512 GB	M.2 Type 2230-S2-M
0		CL6-3V1024	1024 GB	
The state of the s		CL6-3V2048	2048 GB	M.2 Type 2230-S3-M
-x0		CL6-4V256	256 GB	
	Industrial	CL6-4V512	512 GB	M.2 Type 2242-S2-M
	maasman	CL6-4V1024	1024 GB	
1,0		CL6-4V2048	2048 GB	M.2 Type 2242-S3-M
		CL6-8V256	256 GB	
		CL6-8V512	512 GB	M.2 Type 2280-S2-M
		CL6-8V1024	1024 GB	
		CL6-8V2048	2048 GB	M.2 Type 2280-S3-M



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### 1.2.2. User Addressable Sectors:

### **Table 2 User Addressable Sectors**

Unformatted capacity	Total user addressable sectors in LBA mode
256GB	500,118,192
512GB	1,000,215,216
1024GB	2,000,409,264
2048GB	4,000,797,360

### Notes:

- 1). 1GB=1,000,000,000 bytes and not all of the memory can be used for storage.
- 2). 1 Sector = 512 bytes

Solid State



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

#### 1.2.4. Band Performance

Table 3 Maximum Sustained Read and Write Bandwidth on Windows 10 platform

Capacity	Access Type	MB/s (typ.)
256 CB	Sequential Read	4400
256 GB	Sequential Write	3000
512 GB	Sequential Read	4800
	Sequential Write	4000
1024 GB	Sequential Read	6000
1024 GB	Sequential Write	5000
2048 GB -	Sequential Read	6000
	Sequential Write	5300

#### Notes:

- 1). Performance measured using CrystalDiskMark 8.0.4b, 1MiB QD8 T1, 1GiB test size, 5 cycles.
- 2). PCIe link speed is Gen4 x 4.
- 3). Write cache enabled & 4K boundary data.
- 4). Test by secondary drive (data drive & clean state).
- 5). Performance based on internal testing on ROG STRIX Z690-E Gaming / 12th Gen Intel(R) Core(TM)
- i7-12700K 3.60 GHz, Windows 10; Performance may vary on different platforms, NVMe driver and OS.
- 6). These values which are written as "typ." are the values obtained in specific test environment at SSSTC and for reference purpose only. SSSTC does not warrant those values.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### 1.2.5. Read and Write IOPS

Table 4 Random Read/Write Input/Output Operations per Second on Windows 10 platform

Capacity	Access Type	IOPS(typ.)
256 GB	4K Read (IOPS)	350K
250 GB	4K Write (IOPS)	700K
512 GB	4K Read (IOPS)	650K
	4K Write (IOPS)	850K
1024 GB	4K Read (IOPS)	650K
	4K Write (IOPS)	900K
2048 GB	4K Read (IOPS)	900K
	4K Write (IOPS)	900K

#### Notes:

- 1). Performance measured using CrystalDiskMark 8.0.4b, 4KiB QD32 T16, 1GiB test size, 5 cycles.
- 2). PCIe link speed is Gen4 x 4.
- 3). Write cache enabled & 4K boundary data.
- 4). Test by secondary drive (data drive & clean state).
- 5). Performance based on internal testing on ROG STRIX Z690-E Gaming / 12th Gen Intel(R) Core(TM) i7-12700K 3.60 GHz, Windows 10; Performance may vary on different platforms, NVMe driver and OS.
- 6). These values which are written as "typ." are the values obtained in specific test environment at SSSTC and for reference purpose only. SSSTC does not warrant those values.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	1/4 0
Revised Date	: 2024/03/01	V1.2

### 1.2.6. Ready Time

### **Table 5 Power on to Ready time Specifications**

Power-on Sequence	Typical POR	Sudden POR
Complete the I/O Command	500ms	10s

#### Notes:

- 1). Write cache enabled
- 2). Device measured using Drive Master
- 3). PCle link speed is Gen4 x 4.
- 4). Test results may be different on different platform.
- 5). Typical POR assumes proper shutdown (Power removal preceded by host Shutdown Notification)

### 1.2.7. Compatibility

- -- NVM Express Specification
- -- PCI Express Base Specification
- -- PCI Express M.2 Electromechanical Specification
- -- Microsoft latest WHCK Certification
- -- Support Legacy and UEFLBIOS
- -- Security

### Non-SED model (Pyrite)

- NVMe Security Send and Security Receive commands are supported
- TCG Storage Security Subsystem Class: TCG Pyrite Version 2.01 is supported 2)
- Storage Interface Interactions Specification (SIIS) Version 1.10 is supported 2)
- Firmware is protected by Digital signature (RSASSA\_PKCS\_v1\_5(RSA3072,SHA384))

### SED model

- NVMe Security Send and Security Receive commands are supported
- TCG Storage Security Subsystem Class: TCG Opal Version 2.01 is supported 2)
- TCG Storage Interface Interactions Specification(SIIS) Version 1.10 is supported 2)
- XTS-AES 256 is supported 2)
- TCG Storage Feature Set: Block SID Authentication is supported 2)
- Firmware is protected by Digital signature (RSASSA\_PKCS\_v1\_5(RSA3072,SHA384))



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### **1.2.8.** Supported Operating System and Chipset

--Operating System

Windows 7 x86, x64 / Windows 8 x86, x64 / Windows 10

Linux series, Red Hat 6.5, Fedora, SUSE, Ubuntu

Windows Server 2008, 2012

--Chipset:

\*Please make sure the BIOS of the used mother board be updated to the latest version.

### Table 5 Tested platform w/o issues

-					
Manufacturer	Platform	Chipset	Manufacturer	Platform	Chipset
Echo 13	Alienware AW13R2	Intel Sunrise Point-LP	Precision	7440 AIO	Intel Sunrise Point Q170
Echo 15	Alienware AW15R2	Intel Sunrise Point HM170	Precision	3420 SFF	Intel Sunrise Point C236
Echo 17	Alienware AW17R3	Intel Sunrise Point HM170	Precision	3620MT	Intel Sunrise Point C236
XPS 13	9350	Intel Sunrise Point-LP	Optiplex	3040 MT	Intel Sunrise Point H110
Precision	5510	Intel Sunrise Point CM236	Optiplex	3240 AIO	Intel Sunrise Point H110
XPS 15	9550	Intel Sunrise Point HM170	ASUS	Z170 DELUXE	Intel Sunrise Point Z170
Inspiron 15	7568	Intel Sunrise Point-LP			
Optiplex	3040 MT	Intel Sunrise Point H110			
OptiPlex	3240 AIO	Intel Sunrise Point M110			
ProDesk	490 G3 MT	Intel Sunrise Point H170			
ProDesk	600 G2 DM	Intel Sunrise Point Q150			
Inspiron	5559	Intel Sunrise Point-LP			
Inspiron 11	3153	Intel Sunrise Point-LP			
Inspiron 13	7353	Intel Sunrise Point-LP			
Predator 15	G9-591	Intel Sunrise Point HM170			
MS	Surface Pro 4	Intel Sunrise Point-LP			
XPS Desktop	8900	Intel Sunrise Point Z170			
Alienware	X51 R3	Intel Sunrise Point Z170			
OptiPlex	7040 SFF	Intel Sunrise Point Q170			
OptiPlex	5040 SFF			·	



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### 1.2.9. Certifications

### **Table 7 Device Certifications**

Certification	Description
	Indicates conformity with the essential health and safety
CE compliant	requirements set out in European Directives Low voltage
	Directive and EMC Directive
III	Underwriters Laboratories, Inc. Component Recognition
UL certified	UL60950-1
	Compliance to the Taiwan EMC standard "Limits and
BSMI	methods of Radio Disturbance Characteristics of
	Information Technology Equipment, CNS 13438 Class B"
Microsoft WHQL	Microsoft Windows Hardware Quality Labs
RoHS compliant	Restriction of Hazardous Substance Directive

### 1.2.10. PCIe M.2 interface Power Management

3.3V Input/ Max current (Peak): 1.8

### **1.2.11.** Power Consumption

Table 8 Operating Voltage & Current

Description	Min	Max	Unit
Operating voltage for 3.3V (+/- 8%)	3.036	3.564	٧



### **Table 9 Power Consumption**

Capacity	Operation (Ta = 25°C)	Typical <sup>1)</sup>	Max (RMS T=5s)	Unit
	Read <sup>2)</sup>	4.3	4.8	W
	Write <sup>2)</sup>	3.7	4.7	w
256GB	PS3 <sup>3)</sup>	20	-	mW
	PS4 <sup>3)</sup>	3	-	mW
	Read <sup>2)</sup>	4.7	5.7	W
	Write <sup>2)</sup>	4.2	5.3	W
512GB	PS3 <sup>3)</sup>	20	_	mW
	PS4 <sup>3)</sup>	3	Q ·	mW
	Read <sup>2)</sup>	4.1	5.0	W
	Write <sup>2)</sup>	4.3	5.4	W
1024GB	PS3 <sup>3)</sup>	20		mW
	PS4 <sup>3)</sup>	3	· 0 -	mW
	Read <sup>2)</sup>	4.1	5.7	W
2048GB	Write <sup>2)</sup>	4.4	5.4	W
	PS3 <sup>3)</sup>	20	-	mW
	PS4 <sup>3)</sup>	3	-	mW

### Note:

- 1)Typical values reflect values obtained in specific test environments under typical test parameters.

  Actual results will vary based on the conditions and environment in which the part is used.
- 2)The values are specified at the condition causing maximum power consumption and PSO.
- 3)PS3 and PS4 are described in Sector 1.7 Power Mode Support. PCIe Link state is L1.2. Power consumption during the Admin command processing is excluded. This is Typical Power.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### 1.2.12. Temperature

### Table 10 Temperature Relative Specifications<sup>1)</sup>

<b>Environmental Class</b>	Mode	Min	Max	Unit
	Operating Temperature	0	85	°C
Standard	Non-operating Temperature	-40	85	°C
	Humidity	5	95	%
	Operating Temperature	-25	85	°C
Extended	Non-operating Temperature	-40	85	°C
	Humidity	5	95	%
	Operating Temperature	-40	85	°C
Industrial	Non-operating Temperature	-40	85	°C
	Humidity	5	95	%

#### Note:

### 1.2.13. Reliability

**Table 11 Reliability specifications** 

Parameter	Value
Mean Time to Failure (MTTF) 1	> 3,000,000 hours
Power on/off cycle <sup>2</sup>	50,000 cycles

### Notes:

<sup>1</sup> MTTF is calculated based on a Part Stress Analysis. It assumes nominal voltage with all other parameters within specified range.

<sup>2</sup> Power on/off cycles is defined as power being removed from the drive, and the restored. Most host systems remove power from the drive when entering suspend and hibernate as well as on a system shutdown.

<sup>&</sup>lt;sup>1</sup> Measured without condensation.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	1/4 0
Revised Date	: 2024/03/01	V1.2

### 1.2.14. Shock and Vibration

### **Table 12 Shock and Vibration**

Item	Mode	Timing/Frequency	Max
Shock <sup>1</sup>	Operating	At 0.5 msec half-sine	1500G
	Non-operating		. 20
Vibration <sup>2</sup>	Operating	10-2000 Hz	20 G Peak
Vibration	Non-operation	10-2000 112	20 G F Cak

#### Notes:

<sup>1</sup>Shock specifications assume that the SSD is mounted securely with the input vibration applied to the drive mounting screws. Stimulus may be applied in the X, Y or Z axis.

<sup>2</sup> Vibration specifications assume that the SSD is mounted securely with the input vibration applied to the drive mounting screws. Stimulus may be applied in the X, Y or Z axis. The measured specification is in root mean squared form.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### 1.2.15. Electrostatic discharge (ESD)

Electromagnetic Immunity tests assume the SSD is properly installed in the representative host system. The drive operates properly without errors degradation in performance when subjected to radio frequency (RF) environments defined in the following table.

**Table 13 Radio Frequency Specifications** 

Test	Description	Performance criteria	Reference standard
Electrostatic discharge	Contact ±4KV Air: ±8KV	A	IEC 61000-4-2:2008
Electrostatic discharge	Contact ±6KV Air: ±12KV	В	IEC 61000-4-2:2008
Electrostatic discharge	Contact ±8KV Air: ±15KV	С	IEC 61000-4-2:2008
Radiated RF immunity	80~1000MHz, 3V/m, 80% AM with 1 KHz sine 900 MHz, 3 V/m, 50% pulse modulation at 200Hz	А	IEC 61000-4-3:2008
Electrical fast transient	±1KV on AC mains ±0.5KV on external I/O	В	+Corr.1:2006 +Corr.2:2007
Surge immunity	±1KV differential ±2KV common, AC mains	В	IEC 61000-4-5:2005
Conducted RF immunity	150KHz~80 MHz, 3 Vrms, 80% AM with 1KHz sine	А	IEC 61000-4-6:2008
Power frequency magnetic field	50Hz, 1A/m (r.m.s.)	А	IEC 61000-4-6:2008

### **Notes:**

Performance criterion C = Temporary loss of function is allowed. Operator intervention is acceptable to restore device function.

<sup>&</sup>lt;sup>1</sup> Performance criterion A = The device shall continue to operate as intended, i.e., normal unit operation with no degradation of performance.

<sup>&</sup>lt;sup>2</sup> Performance criterion B = The device shall continue to operate as intended after completion of test, however, during the test, some degradation of performance is allowed as long as there is no data loss operator intervention to restore device function.

<sup>&</sup>lt;sup>4</sup> Contact electrostatic discharge is applied to drive enclosure.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### 1.2.16. Weight:

Weight spec. = 6.0g Max. (CL6-8D2048)

#### **1.2.17.** Dimension:

### Form factor:

M.2 2230: 30.0 mm x 22.0 mm x 2.23 mm (L x W x H), 256GB – 1024GB

30.0 mm x 22.0 mm x 2.38 mm (L x W x H), 2048GB

M.2 2242: 42.0 mm x 22.0 mm x 2.23 mm (L x W x H), 256GB - 1024GB


42.0 mm x 22.0 mm x 2.38 mm (L x W x H), 2048GB

M.2 2280: 80.0 mm x 22.0 mm x 2.23 mm (L x W x H), 256GB – 1024GB

80.0 mm x 22.0 mm x 2.38 mm (L x W x H), 2048GB




DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2






DOC NO	:	Rev.
Issued Date	: 2023/07/14	V/4 0
Revised Date	: 2024/03/01	V1.2





DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	· 2024/03/01	V1.2





DOC NO	:	Rev.
Issued Date	: 2023/07/14	\/4 <b>6</b>
Revised Date	: 2024/03/01	V1.2

### 1.5 Architecture

The CL6 PCIe Gen4 x 4 Lane Solid State Drive (SSD) utilizes a cost effective system-on-chip (SoC) design to provide a full 8GB/s bandwidth with the host while managing multiple flash memory devices on multiple channels internally.

### 1.6 Bootable Device:

The CL6 PCIe Gen4 x 4 Lane Solid State Drive (SSD) is configured as a bootable device. This supported function allows users to manage it as a main system drive and to boot from PCIe SSD.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	1/4 0
Revised Date	: 2024/03/01	V1.2

### 1.7 Power Mode Support

PCI Express feature enables the hardware to engage actively in automatic Link power management. CL6 PCIe Gen4 x 4 Lane SSD Supports L0, L1, L1.1 and L1.2 mode.

-LO: Full On (Active power / Active mode) @PS0

-L1: Idle (Lower power / Idle mode) @PS0

-L1.2: Sleep (Lower power / Sleep mode) @PS4

The Link state transits automatically from L0 to L1, L1.1, or L1.2 state to save power when there is no data transferring. The device reduces power by gating internal clocks, and the CLKREQ# signal transited by host will enable lower power mode of some internal components such as PCle PHY. Once the data can be transferred across the Link, the state will be brought back to L0 by the hardware.

Input Voltage		State	0	256 GB ( W )	512 GB ( W )	1024 GB ( W )	2048 GB ( W )
	PS0	Active Mode Max. Read/Write Performance (L0 state)	Rms	4.8	5.7	5.4	5.7
3.3V ± 8%	PS3	Slumber Mode		0.02	0.02	0.02	0.02
	PS4	Sleep Mode (L1.2 state)		0.003	0.003	0.003	0.003




DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### **2** PIN LOCATIONS AND SIGNAL DESCRIPTIONS

### 2.1 Pin Locations

The data and power connector pin locations of the CL6 PCle SSD Gen4 x 4 Lane are shown below. This M.2 device contains Socket 3 + M key.





DOC NO	:	Rev.
Issued Date	: 2023/07/14	1/4 0
Revised Date	· 2024/03/01	V1.2

### 2.2 M.2 Socket Definition

The PCI Express interface supported in Socket 3 is a 4 Lane PCI Express interface intended for premium SSD devices that need this sort of host interface.

2226   S1, S3   E   A, E   2230   S1, D1, S3, D3, D4   A, E, A		Туре	Soldered-down Module Height Options		Connector Key		onnectorized Module Height Options	Module Key
N/A		1216	S1, S3	Е	N/A	N/A	N/A	N/A
3026 S1, S3 A+E A, E 3030 S1, D1, S3, D3, D4 A, E, A  Socket 2 WWAN/Other  N/A N/A N/A B 2230 S2, D2, S3, D3, D5 B+M  N/A N/A N/A N/A B 2260 S2, D2, S3, D3, D5 B+M  N/A N/A N/A N/A B 2280 S2, D2, S3, D3, D5 B+M  N/A N/A N/A N/A B 2280 S2, D2, S3, D3, D5 B+M  N/A N/A N/A N/A B 2280 S2, D2, S3, D3, D5 B+M  N/A N/A N/A N/A B 22110 S2, D2, S3, D3, D5 B+M	Connectivity	N/A	N/A	N/A	A, E	1630	S1, D1, S3, D3, D4	A, E, A+
Socket 2 WWAN/Other         N/A         N/A         N/A         B         3042         S1, D1, S3, D3, D4         B           Socket 2 SSD/Other         N/A         N/A         N/A         B         2230         S2, D2, S3, D3, D5         B+M           N/A         N/A         N/A         N/A         B         2242         S2, D2, S3, D3, D5         B+M           N/A         N/A         N/A         N/A         B         2260         S2, D2, S3, D3, D5         B+M           N/A         N/A         N/A         B         22110         S2, D2, S3, D3, D5         B+M		2226	S1, S3	E	A, E	2230	S1, D1, S3, D3, D4	A, E, A+
Socket 2 SSD/Other         N/A         N/A         N/A         B         2230         S2, D2, S3, D3, D5         B+M           N/A         N/A         N/A         N/A         B         2242         S2, D2, S3, D3, D5         B+M           N/A         N/A         N/A         N/A         B         2260         S2, D2, S3, D3, D5         B+M           N/A         N/A         N/A         N/A         B         2280         S2, D2, S3, D3, D5         B+M           N/A         N/A         N/A         N/A         B         22110         S2, D2, S3, D3, D5         B+M		3026	S1, S3	A+E	A, E	3030	S1, D1, S3, D3, D4	A, E, A+
N/A         N/A         N/A         B         2242         S2, D2, S3, D3, D5         B+M           N/A         N/A         N/A         N/A         B         2260         S2, D2, S3, D3, D5         B+M           N/A         N/A         N/A         B         2280         S2, D2, S3, D3, D5         B+M           N/A         N/A         N/A         B         22110         S2, D2, S3, D3, D5         B+M		N/A	N/A	N/A	В	3042	S1, D1, S3, D3, D4	В
N/A N/A N/A B 2242 S2, D2, S3, D3, D5 B+M  N/A N/A N/A B 2260 S2, D2, S3, D3, D5 B+M  N/A N/A N/A B 2280 S2, D2, S3, D3, D5 B+M  N/A N/A N/A B 22110 S2, D2, S3, D3, D5 B+M	Socket 2	N/A	N/A	N/A	В	2230	S2, D2, S3, D3, D5	B+M
N/A         N/A         N/A         B         2280         S2, D2, S3, D3, D5         B+M           N/A         N/A         N/A         B         22110         S2, D2, S3, D3, D5         B+M	SSD/Other	N/A	N/A	N/A	В	2242	S2, D2, S3, D3, D5	B+M
N/A N/A N/A B 22110 S2, D2, S3, D3, D5 B+M		N/A	N/A	N/A	В	2260	S2, D2, S3, D3, D5	B+M
		N/A	N/A	N/A	В	2280	S2, D2, S3, D3, D5	B+M
Socket 3 SSD Drive         N/A         N/A         N/A         M         2242         S2, D2, S3, D3, D5         M, B+I           N/A         N/A         N/A         N/A         M         2260         S2, D2, S3, D3, D5         M, B+I           N/A         N/A         N/A         N/A         M         2280         S2, D2, S3, D3, D5         M, B+I           N/A         N/A         N/A         N/A         M         22110         S2, D2, S3, D3, D5         M, B+I		N/A	N/A	N/A	В	22110	S2, D2, S3, D3, D5	B+M
N/A         N/A         N/A         M         2260         S2, D2, S3, D3, D5         M, B+I           N/A         N/A         N/A         M         2280         S2, D2, S3, D3, D5         M, B+I           N/A         N/A         N/A         M         22110         S2, D2, S3, D3, D5         M, B+I	Socket 3	N/A	N/A	N/A	M	2242	S2, D2, S3, D3, D5	M, B+M
N/A         N/A         N/A         M         2280         S2, D2, S3, D3, D5         M, B+I           N/A         N/A         N/A         M         22110         S2, D2, S3, D3, D5         M, B+I	SSD Drive	N/A	N/A	N/A	M	2260	S2, D2, S3, D3, D5	M, B+M
N/A N/A N/A M 22110 S2, D2, S3, D3, D5 M, B+I		N/A	N/A	N/A	M	2280	S2, D2, S3, D3, D5	M, B+M
CASO,		N/A	N/A	N/A	M	22110	S2, D2, S3, D3, D5	M, B+M
6		C	FOLOS K	,O*				



DOC NO : Rev.

Issued Date : 2023/07/14

Revised Date : 2024/03/01

### 2.3 Socket 3 PCIe-based SSD Module Pinout

<u>Pin #</u>	<u>Name</u>	<u>Description</u>		<u>Pin #</u>	<u>Name</u>	
1	CONFIG 3	GND		2	+3.3V	2
3	GND	GND		4	<u>+3.3V</u>	2
<u>5</u>	PETn3	PCle 3	7	<u>6</u>	<u>PWRDIS</u>	Ī
7	PETp3	Device Transmitter		8	PLN#	Ī
9	GND	GND		<u>10</u>	LED1#	Ī
<u>11</u>	PERn3	PCle 3		<u>12</u>	<u>+3.3V</u>	2
<u>13</u>	PERp3	Device Receiver	<b>⅃</b> ┃	<u>14</u>	<u>+3.3V</u>	3
<u>15</u>	GND	GND	╛╽	<u>16</u>	<u>+3.3V</u>	3
<u>17</u>	PETn2	PCle 2		<u>18</u>	<u>+3.3V</u>	10.00
<u>19</u>	PETp2	Device Transmitter		<u>20</u>	Reserved	1
<u>21</u>	GND	<u>GND</u>		<u>22</u>	<u>VIO 1.8V</u>	١
<u>23</u>	PERn2	PCle 2		<u>24</u>	Reserved	1
<u>25</u>	PERp2	Device Receiver		<u>26</u>	Reserved	1
<u>27</u>	GND	<u>GND</u>		<u>28</u>	Reserved	1
<u>29</u>	PETn1	PCle 1		<u>30</u>	Reserved	1
<u>31</u>	PETp1	Device Transmitter		<u>32</u>	Reserved	1
<u>33</u>	GND	GND		<u>34</u>	Reserved	1
<u>35</u>	PERn1	PCle 1	11	<u>36</u>	Reserved	1
<u>37</u>	PERp1	Device Receiver		<u>38</u>	Reserved	1
<u>39</u>	GND	GND	11	<u>40</u>	SMB_CLK	5
41	PETn0	PCle 0	11	<u>42</u>	SMB_DATA	2
<u>43</u>	PETp0	Device Transmitter		44	ALERT#	1
<u>45</u>	GND	GND	11	<u>46</u>	Reserved	1
<u>47</u>	PERn0	PCle 0	11	<u>48</u>	Reserved	1
<u>49</u>	PERp0	Device Receiver		<u>50</u>	PERST#	Ī
<u>51</u>	GND	GND	11	<u>52</u>	CLKREQ#	(
<u>53</u>	REFCLKn		11	<u>54</u>	PEWAKE#	1
<u>55</u>	REFCLKp	PCIe Reference Clock		<u>56</u>	MFG DATA	!
<u>57</u>	GND	GND		<u>58</u>	MFG CLOCK	į
Notch				Notch		
<u>67</u>	Reserved	<u>NC</u>		<u>68</u>	SUSCLK	1
<u>69</u>	PEDET	<u>OPEN</u>	11	<u>70</u>	<u>+3.3V</u>	3
<u>71</u>	GND	GND		<u>72</u>	+3.3V	3
<u>73</u>	VIO_CFG	NC	11	<u>74</u>	<u>+3.3V</u>	2
75	GND	GND				





DOC NO	:	Rev.
Issued Date	: 2023/07/14	\/4 O
Revised Date	: 2024/03/01	V1.2

### 3 PCI EXPRESS

### 3.1 Interface

The PCI Express interface supports the x1 PCI Express interface (one Lane). A Lane consists of an input and an output high-speed differential pair. Also supported is a PCI Express reference clock. Refer to the PCI Express Base Specification for more details on the functional requirements for the PCI Express interface signals.

Socket 1 pin out has provisions for an additional PCI Express lane indicated by the suffix 1 to the signal names. These additional PETx1 and PERx1 signal sets can serve as the second Lane to the original PCI Express interface, or alternatively, they can be complimented with a second set of REFCLKx1 and a set of Auxiliary Signals on the adjacent reserved pins to form a complete second PCI Express x1 interface.

### 3.2 Auxiliary Signals

The auxiliary signals are provided on the system connector to assist with certain system level functionality or implementation. These signals are not required by the PCI Express architecture, but may be required by specific implementations such as PCI Express M.2 Card. The high-speed signal voltage levels are compatible with advanced silicon processes. The optional low speed signals are defined to use the +3.3V supply, as it is the lowest common voltage available. Most ASIC processes have high voltage (thick gate oxide) I/O transistors compatible with +3.3V. The use of the +3.3V supply allows PCI Express signaling to be used with existing control bus structures, avoiding a buffered set of signals and bridges between the buses.

The PCI Express M.2 Card add-in card and system connectors support the auxiliary signals that are described in the following sections.

### 3.3 Reference Clock

The REFCLK+/REFCLK- signals are used to assist the synchronization of the card's PCI Express interface timing circuits. Availability of the reference clock at the card interface may be gated by the CLKREQ# signal as described in section 3.1.5.1, CLKREQ# Signal. When the reference clock is not available, it will be in the parked state. A parked state is when the clock is not being driven by a clock driver and both REFCLK+ and REFCLK- are pulled to ground by the ground termination resistors. Refer to the PCI Express Card Electromechanical Specification for more details on the functional and tolerance requirements for the reference clock signals.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	1/4 0
Revised Date	: 2024/03/01	V1.2

### 3.3.1 CLKREQ# Signal

The CLKREQ# signal is an open drain, active low signal that is driven low by the PCI Express M.2 add-I Card function to request that the PCI Express reference clock be available (active clock state) in order to allow the PCI Express interface to send/receive data. Operation of the CLKREQ# signal is determined by the state of the Enable Clock Power Management bit in the Link Control Register (offset 010h). When disabled, the CLKREQ# signal shall be asserted at all times whenever power is applied to the card, with the exception that it may be de-asserted during L1 PM Sub states. When enabled, the CLKREQ# signal may be de-asserted during the L1 Link state.

The CLKREQ# signal is also used by the L1 PM Sub states mechanism. In this case, CLKREQ# can be asserted by either the system or add-in card to initiate an L1 exit. See the PCI Express Base Specification for details on the functional requirements for the CLKREQ# signal when implementing L1 PM Sub states.

Whenever dynamic clock management is enabled and when a card stops driving CLKREQ# low, it indicates that the device is ready for the reference clock to transition from the active clock state to a parked (not available) clock state. Reference clocks are not guaranteed to be parked by the host system when CLKREQ# gets de-asserted and module designs shall be tolerant of an active reference clock even when CLKREQ# is de-asserted by the module.

The card must drive the CLKREQ# signal low during power up, whenever it is reset, and whenever it requires the reference clock to be in the active clock state. Whenever PERST# is asserted, including when the device is not in D0, CLKREQ# shall be asserted.

It is important to note that the PCI Express device must delay de-assertion of its CLKREQ# signal until it is ready for its reference clock to be parked. The device must be able to assert its clock request signal, whether or not the reference clock is active or parked, when it needs to put its Link back into the LO Link state. Finally, the device must be able to sense an electrical idle break on its up-stream-directed receive port and assert its clock request, whether or not the reference clock is active or parked.

The assertion and de-assertion of CLKREQ# are asynchronous with respect to the reference clock. Add-in cards that do not implement a PCI Express interface shall leave this output unconnected on the card. CLKREQ# has additional electrical requirements over and above standard open drain signals that allow it to be shared between devices that are powered off and other devices that may be powered on. The additional requirements include careful circuit design to ensure that a voltage applied to the CLKREQ# signal network never causes damage to a component even if that particular component's power is not applied.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2


Additionally, the device must ensure that it does not pull CLKREQ# low unless CLKREQ# is being intentionally asserted in all cases; including when the related function is in D3cold. This means that any component implementing CLKREQ# must be designed such that:

- -Unpowered CLKREQ# output circuits are not damaged if a voltage is applied to them from other powered "wire-Red" sources of CLKREQ#.
- -When power is removed from its CLKREQ# generation logic, the unpowered output does not present a low impedance path to ground or any other voltage.

These additional requirements ensure that the CLKREQ# signal network continues to function properly when a mixture of powered and unpowered components have their CLKREQ# outputs wire-ORed together. It is important to note that most commonly available open drain and tri-state buffer circuit designs used "as is" do not satisfy the additional circuit design requirements for CLKREQ#.

### 3.3.2 Power-up Requirements

CLKREQ# is asserted in response to PERST# assertion. On power up, CLKREQ# must be asserted by a PCI Express device within a delay (TPVCRL) from the power rails achieving specified operating limits and PERST# assertion (see below Figure). This delay is to allow adequate time for the power to stabilize on the card and certain system functions to start prior to the card starting up. CLKREQ# may not be de-asserted while PERST# is asserted.



Note:  $T_{\mbox{PVCRL}}$  is measured from the later rising edge of +3.3V.




DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### 3.3.3 Dynamic Clock Control

After a PCI Express device has powered up and whenever its upstream link enters the L1 link state, it shall allow its reference clock to be turned off (put into the parked clock state). To accomplish this, the device de-asserts CLKREQ# (high) and must allow that the reference clock will transition to the parked clock state within a delay (TCRHoff). Figure 79 shows the CLKREQ# clock control timing diagram.

To exit L1, the device must assert CLKREQ# (low) to re-enable the reference clock. After the device asserts CLKREQ# (low) it must allow that the reference clock will continue to be in the parked clock state for a delay (TCRLon) before transitioning to the active clock state. The time that it takes for the device to assert CLKREQ# and for the system to return the reference clock to the active clock state are serialized with respect to the remainder of L1 recovery. This time must be taken into account when the device is reporting its L1 exit latency.

When the PCI Express device supports, and is enabled for, Latency Tolerance Reporting (LTR), the device must allow that the reference clock transition to the active clock state may be additionally delayed by the system up to a maximum value consistent with requirements for the LTR mechanism. During this delay, the reference clock must remain parked. When exiting the parked state following the delay, the clock must be stable and valid within 400 ns.



### 3.3.4 Clock Request Support Reporting and Enabling

Support for the CLKREQ# dynamic clock protocol should be reported using bit 18 in the PCI Express link capabilities register (offset 0C4h). To enable dynamic clock management, bit 8 of the Link Control register (offset 010h) is provided. By default, the card shall enable CLKREQ# dynamic clock protocol upon initial power up and in response to any warm reset by the host system. System software may subsequently disable this feature as needed. Refer to the PCI Express Base Specification, Revision 1.1 (or later) for more information regarding these bits.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### 3.3.5 PERST# Signal

- -The PERST# signal is de-asserted to indicate when the system power sources are within their specified voltage tolerance and are stable.
- -PERST# should be used to initialize the card functions once power sources stabilize.
- -PERST# is asserted when power is switched off and also can be used by the system to force a hardware reset on the card.
- -System may use PERST# to cause a warm reset of the add-in card.

Solid State Storage or Advantech

Refer to the PCI Express Card Electromechanical Specification for more details on the functional requirements for the PERST# signal.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### **4 ADMIN COMMAND SETS**

### 4.1 Admin Command

The CL6 PCIe Gen4 x 4 Lane SSD supports all the mandatory Admin commands defined in the NVMe 1.4 specification which consists of

- · Delete I/O Submission Queue
- · Create I/O Submission Queue
- · Get Log Page
- · Delete I/O Completion Queue
- · Create I/O Completion Queue
- Identify
- · Abort
- · Set Features
- · Get Features
- · Asynchronous Event Request

The CL6 PCIe Gen4 x 4 Lane SSD supports all the following optional commands

- · Firmware Commit
- · Firmware Image Download
- · Security Send
- · Security Receive
- · Device Self-test
- · Format NVM
- · Sanitize



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### 4.2 Namespace Feature Set

CL6 without support this feature set.

### 4.3 Security Feature Set

The Security Receive command transfers the status and data result of one or more Security Send commands that were previously submitted to the controller.

The association between a Security Receive command and previous Security Send commands is dependent on the Security Protocol. The format of the data to be transferred is dependent on the Security Protocol. Refer to SPC-4 for Security Protocol details.

Each Security Receive command returns the appropriate data corresponding to a Security Send command as defined by the rules of the Security Protocol. The Security Receive command data may not be retained if there is a loss of communication between the controller and host, or if a controller reset occurs.

The Security Send command is used to transfer security protocol data to the controller. The data structure transferred to the controller as part of this command contains security protocol specific commands to be performed by the controller. The data structure transferred may also contain data or parameters associated with the security protocol commands. Status and data that is to be returned to the host for the security protocol commands submitted by a Security Send command are retrieved with the Security Receive command.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### 5 **NVMe Command Sets**

### 5.1 NVMe Command

The CL6 PCIe Gen4 x 4 Lane SSD supports all the mandatory NVMe commands defined in the NVMe 1.4 specification, which consists of

- · Flush
- Write
- · Read

The CL6 PCIe Gen4 x 4 Lane SSD supports all the following optional commands

- · Write Uncorrectable
- · Dataset Management
- · Write Zeroes
- Verify

### 5.2 Power Management Feature Set

The power management capability allows the host to manage NVM subsystem power statically or dynamically. Static power management consists of the host determining the maximum power that may be allocated to an NVM subsystem and setting the NVM Express power state to one that consumes this amount of power or less. Dynamic power management consists of the host modifying the NVM Express power state to best satisfy changing power and performance objectives. This power management mechanism is meant to complement and not replace autonomous power management performed by a controller.

Associated with each power state is a Power State Descriptor in the Identify Controller data structure. The descriptors for all implemented power states may be viewed as forming a table as shown for a controller with three implemented power states. The Maximum Power (MP) field indicates the instantaneous maximum power that may be consumed in that state. The controller may employ autonomous power management techniques to reduce power consumption below this level, but under no circumstances is power allowed to exceed this level.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	V4 0
Revised Date	: 2024/03/01	V1.2

### **5.3 Host Memory Buffer**

The Host Memory Buffer feature allows the controller to utilize an assigned portion of host memory exclusively.

The use of the host memory resources is vendor specific. Host software may not be able to provide any or a limited amount of the host memory resources requested by the controller. The controller shall function properly without host memory resources.

During initialization, host software may provide a descriptor list that describes a set of host memory address ranges for exclusive use by the controller. The host memory resources assigned are for the exclusive use of the controller (host software should not modify the ranges) until host software requests that the controller release the ranges and the controller completes the Set Features command. The controller is responsible for initializing the host memory resources. Host software should request that the controller release the assigned ranges prior to a shutdown event, a Runtime D3 event, or any other event that requires host software to reclaim the assigned ranges. After the controller acknowledges that it is no longer using the ranges, host software may reclaim the host memory resources. In the case of Runtime D3, host software should provide the host memory resources to the controller again and inform the controller that the ranges were in use prior to the RTD3 event and have not been modified. The host memory resources are not persistent in the controller across a reset event. Host software should provide the previously allocated host memory resources to the controller after the reset completes. If host software is providing previously allocated host memory resources (with the same contents) to the controller, the Memory Return bit is set to '1' in the Set Features command.

The controller shall ensure that there is no data loss or data corruption in the event of a surprise removal while the Host Memory Buffer feature is being utilized.



DOC NO	:	Rev.
Issued Date	: 2023/07/14	\/4 O
Revised Date	: 2024/03/01	V1.2

### **6** REFERENCES

This document references standards defined by a variety of organizations as listed below.

### **Table 65 Standards References**

Title	Location
VCCI	http://www.vcci.or.jp/vcci_e/general/join/index.html
ROHS	Search for material description datasheet at http://intel.pcnalert.com
SFF-8144, 1.8" drive form factor	http://www.sffcommittee.org
PCI Express Specification	http://www.pcisig.com
SFF-8223, 2.5" Drive w/Serial Attachment Connector	http://www.sffcommittee.org
SFF-8201, 2.5" drive form factor	http://www.sffcommittee.org
NVM Express Specification	http://www.nvmexpress.org
International Electro Technical Commission  EB61000  4-2 Personnel Electrostatic Discharge Immunity  4-3 Electromagnetic compatibility (EMC)  4-4 Electromagnetic compatibility (EMC)  4-5 Electromagnetic compatibility (EMC)  4-6Electromagnetic compatibility (EMC)  4-11 (Voltage variations)	http://www.iec.ch
ENV 50204 (Radiated electromagnetic field from digital radio telephones)	http://www.iec.ch



DOC NO	:	Rev.
Issued Date	: 2023/07/14	\/4 O
Revised Date	: 2024/03/01	V1.2

### 7 TERMS AND ACRONYMS

This document incorporates many industry- and device-specific words use the following list to define a variety of terms and acronyms.

### **Table 76 Glossary of Terms and Acronyms**

Term	Definition	
BER	Bit Error Rate, or percentage of bits that have errors relative to the total	
DEN	number of bits received	
BIOS	Basic Input/Output System	
Chipset	A term used to define a collection of integrated components required to make	
	a PC function	
DMA	Direct Memory Access	
DRAM	Dynamic Random Access Memory	
EXT	Extended	
FP	First Party	
GB	Giga-byte defined as 1X10 <sup>9</sup> bytes	
HCI	Host Controller Interface	
НСТ	Hardware Compatibility Test	
HDD	Hard Disk Drive	
IOPS	Input output operations per second	
LBA	Logical Block Address	
МВ	Mega-bytes defined as 1x10 <sup>6</sup> bytes	
mSATA	Mini-SATA	
MTTF	Mean time to failure	
	Native Command Queuing	
NCQ	The ability of the SATA hard drive to re-order commands in order to maximize	
	the efficiency of gathering data from the platters	
NOP	No operation	
NTFS	NT file system	
OEM 💥 🗸	Original Equipment Manufacturer	
os	Operation System	
Port	The point at which a SATA drive physically connected to the SATA controller	
RAID	Redundant Array of Independent Disks	
RMS	Root Mean Squared	
RPM	Revolutions per Minute	
RTM	Release to Manufacture	
SATA	Serial ATA	
SFF	Small Form Factor	
	Self-Monitoring, Analysis and reporting Technology	
SMART	An open standard for developing hard drive and software systems that	
	automatically monitors a hard drive's health and reports potential problems	



SSD	Solid State Drive
TBD	To Be Determined
WHQL	Microsoft* Windows Hardware Quality Labs
Write Cache	A memory device within a hard drive, which is allocated for the temporary
Write caerie	storage of data before that data is copied to its permanent storage location
VCCI	Voluntary Control Council for Interface
A	Amperage or Amp
DC	Direct Current
GND	Ground
GNSS	Global Navigation Satellite System (GPS+GLONASS)
HDR	Hybrid Digital Radio
HSIC	High Speed Inter-Chip
I/F	Interface
1/0	Input/Output
IR	Current x Resistance = Voltage
I2C	Inter-Integrated Circuit
I2S	Integrated Interchip Sound
LED	Light Emitting Diode
LGA	Laned Grid Array
mΩ	milli Ohm
mA	milli Amp
mV	milli Volt
NFC	Near Field Communications
M.2	Formally called Next Generation Form Factor (NGFF)
NB	Notebook
NIC	Network Interface Card
NC	Not Connected
SATA	Serial Advanced Technology Attachment or Serial ATA
PCle	Peripheral Component Interconnect Express
PCM	Pulse Code Modulation
SDIO	Secure Digital Input Output
SIM	Subscriber Identity Module
SSD	Sold-State Storage Device
RF X	Radio Frequency
RM	Root Mean Square
RoHS	Restriction of Hazardous Substances Directive
RTC	Real Time Clock
RFU	Reserved for Future Use
UIM	User Identity Module
UART	Universal Asynchronous Receive Transmit
W	Wattage or Watts
WiGig	Wireless Giga communication
WLANE	Wireless Local Area Network
WPAN	Wireless Personal Area Network
WWAN	Wireless Wide Area Network

### Tento produkt můžete zakoupit u společnosti AutoCont IPC a.s.



#### AutoCont IPC a.s.

Váš dodavatel průmyslových počítačů, komponent a speciálních průmyslových IT systémů.

Uhlířská 1064/3, 710 00 Ostrava, Česká republika

✓ obchod@autocont-ipc.cz



+420 552 301 002



www.autocont-ipc.cz



### PRŮMYSI OVÉ POČÍTAČE

fanless embedded PC, do racku, ...



### **POČÍTAČE S DISPLEJEM**

panelové PC, terminály, do vozidel, ...



#### **AUTOMATIZACE A SBĚR DAT**

převodníky, karty, moduly, switche, ...



#### PERIFERIE A KOMPONENTY

monitory, klávesnice, desky, skříně, ...



#### **NOTEBOOKY A TABLETY**

odolné, windows, android, IP65, ...



### INFORMAČNÍ KIOSKY

interiérové, venkovní, ...



### **MEDICÍNSKÁ TECHNIKA**

počítače, tablety, LCD, klávesnice, ...



### SOFTWAROVÁ ŘEŠENÍ

pro výrobu, zaměstnance, kiosky, ...



### PŘEJÍT DO E-SHOPU

eshop.autocont-ipc.cz



#### **DOPRAVA ZDARMA**

Doprava zdarma v ČR a SR při objednávce nad 10 000 Kč bez DPH nebo nad 400 FUR



### PRODLOUŽENÁ ZÁRUKA

Záruka 2 roky na vyráběné počítače s možností jejího prodloužení až na 5 let



### **ODMĚNA ZA VĚRNOST**

Pravidelní zákazníci u nás nakupují za nižší ceny. Výše slevy se odvíjí od realizovaného obratu



#### **SERVIS ON-SITE A IN-TIME**

K projektovým dodávkám nabízíme rozšířenou podporu a servis s garancí výměny zařízení do 48 hodin.